


Verilog (VHDL)

RTL
Register Transfer Language

FPGA

20nm

8M cells



3-Singuri
↳ 1 bit di output

* 1 bit di memori

* Router




primitive name (^{input} _{output});

label

0 ... i-1




end label

end primitive



carta e pannello

ES



ritardi

m dp

tip. di dato


write x;

1 bit

$x[0:m-1]$

$x[m-1:0]$

$x[3]$



$[0:m-1]$

1 2 3

base 10

write



reg



of bits base numero

4 2 1

4'b 0110

4'h f

4'b 1111

clock

reg c;

initial begin

c = 0; end

always begin

#5

c = 1;


#1

c = 0;

end

write bus





```

module reg(z, x, c, B);
  output z;
  input x, c, B;

```

```

  reg R;

```

```

  initial
  begin
    R = 0;
  end

```

```

  always @ (negedge c)

```

```

  begin
    if (B == 1)
      R = x;

```

```

  end
endmodule

```

```

module name (output z, input x[0:N-1]);
  parameter N = 16;

```

```

  assign z = .....

```

```

end module

```

```

test ()

```

```

wire z;
reg x[0:7];

```

```

assign z = &x;

```

```


name #(8)
name #(8)

```

```

reg x [0:15]

```



$$x = 0;$$

$$y = 0;$$

prima

poi

$$x \leq a;$$

$$y \leq b;$$

origin

$$x = \dots;$$

ambis

⇒ ricalcolo delle x

```
if (x==0)
```

```
  r = 1;
```

```
else
```

```
  r = 0;
```

```
r = (x==0 ? 1 : 0)
```

```
case (r)
```

```
  val: —
```

```
  val: —
```

```
  default: —
```

```
endcase
```

Xilinx
Vivado (WEB)

Altera
Quartus WEB

iverilog

apt-get install

iverilog

gtk wave